This paper reports on the physical and temperature dependent electrical characterizations of the oxide/semiconductor interface in MOS capacitors with a SiO2 layer deposited on 4H-SiC using dichlorosilane and nitrogen-based vapor precursors. The capacitors, subjected to a standard post deposition annealing process in N2O, exhibited an interface state density Dit ≈ 9.0×10 11 cm -2 eV -1 below the conduction band edge. At room temperature, a barrier height (conduction band offset) of 2.8 eV was observed, along with the presence of negative charges in the insulator. The SiO2 insulating properties were evaluated by studying the experimental temperature dependence of the gate current. In particular, the temperature dependent electrical measurements showed a negative temperature coefficient of the Fowler-Nordheim electron barrier height (dΦB/dT = − 0.98 meV/°C), which was very close to the expected value for an ideal SiO2/4H-SiC system and much lower compared to the values reported for thermally grown SiO2. This smaller dependence of ΦB on the temperature represents a clear advantage of our deposited SiO2 for the operation of MOSFET devices at high temperatures.
Introduction
Thanks to its exceptional physical properties, 4H-SiC is an excellent wide band gap (WBG) semiconductor for high power electronics applications [1] . In particular, power switches based on 4H-SiC metal-oxide-semiconductor field effect transistors (4H-SiC MOSFETs) can be used in energy conversion systems for automotive and renewable energies, providing a significant improvement in terms of energy efficiency. Clearly, studying the properties of the SiO2/4H-SiC interfaces (interface state density Dit, charge trapping mechanisms, conduction mechanisms through the insulator, etc.) is particularly important, as this system represents the core of the MOSFET device. In fact, it is well known that a high Dit or the presence of near-interface-traps (NITs) can be detrimental both for the channel mobility and for the threshold voltage stability of the devices [2, 3] .
In addition, reliability issues play a critical role for 4H-SiC MOSFETs, where the reduced band offset can induce leakage current enhancement and the consequent early degradation of the gate insulator at high electric fields. In this context, the full understanding of the mechanisms governing the carrier transport through the gate oxides and the dielectric degradation is still missing and currently under debate. [4] In literature, SiO2-gate oxide in 4H-SiC MOSFETs could be formed either by thermal oxidation [5] or by the deposition from vapor phase techniques at moderate temperatures (e.g., TEOS at 400°C [6] ). Nevertheless, post oxidation annealing (POA) or post deposition annealing (PDA) treatments are required to reduce the Dit and to improve the MOSFETs channel mobility. In the case of thermally grown oxides, some authors reported the presence of a disordered C-rich interfacial layer [7, 8, 9] , detected even after nitridation annealing in NO [10] , which can penalize also the MOS-stack reliability. In particular, the conduction band offset between SiO2/4H-SiC system, lower compared to the SiO2/Si system, deserves particular attention because the enhanced leakage current can induce the early wear out of the insulating layer and the premature power device failure.
Recently, it has been demonstrated the presence of active defects in thermally grown oxides onto nPreprint -Manuscript submitted to Materials Science in Semiconductor Processing type 4H-SiC that enhance the current conduction through the insulator in MOS capacitor [11] . The Poole-Frenkel (PF) emission is believed to be responsible of this current enhancement with respect to the theoretical bottom limit of the Fowler-Nordheim tunneling. In order to avoid the formation of C-related defects, which causes an increase of the gate current in thermal oxides, the use of deposited oxides has been explored [12, 13, 14, 15] .
Hence, studying the temperature dependence of the Fowler-Nordheim current in 4H-SiC MOS systems is of considerable interest because of the practical implications in the evaluation of the high-field and high-temperature performance of both MOSFETs and Insulated-Gate-BipolarTransistors (IGBT's) [16] .
In this work, a temperature dependent electrical characterization of 4H-SiC MOS capacitors, with the oxide layer deposited at high temperature (800°C) from dichlorosilane and nitrogen-based precursors and subjected to PDA in N2O, is presented. Using the standard Fowler-Nordheim (FN) tunneling formulation the electron barrier height could be determined from room temperature up to 150°C. In particular, the temperature coefficient of the FN electron barrier height (
was considered to evaluate the quality of the deposited oxide with respect to the ideal SiO2/4H-SiC system. The results showed a nearly-ideal thermal behavior of our gate oxide, as the temperature coefficient of the FN barrier (− 0.98 meV/°C) was very close to the ideal one and much lower compared to that reported for thermally grown SiO2 layers.
Experimental Details
The SiO2 layer was deposited by low pressure chemical vapor deposition (LPCVD) on a n-type 4H-SiC epitaxial sample with doping level of ND=1×10 . The deposition process of SiO2 was carried out at a temperature of about 800 °C, using dichlorosilane SiH2Cl2, (DCS) and N2O as gaseous precursors. After the deposition of the SiO2-layer, the sample was subjected to a standard post-deposition annealing (PDA) treatment in N2O ambient at 1150°C for 4 hours [17] .
Preprint -Manuscript submitted to Materials Science in Semiconductor Processing Then, MOS capacitors were fabricated using a heavily doped n-type poly-Si as gate electrode and Nickel as back contact. Firstly, physical analysis of the oxide by transmission electron microscopy (TEM) and secondary ion mass spectrometry (SIMS) were performed on blanket samples. Then, electrical capacitance-voltage (C-V), conductance-voltage (Gp/ω-V) and current-voltage (I-V) measurements were performed on the MOS capacitors by a Cascade Summit 12000M probe station.
These measurements were carried out from room temperature up to 150°C.
Results and Discussion
First of all, cross section TEM analysis of the deposited oxide subjected to PDA has been carried out. As can be seen in Fig. 1a , the deposited SiO2 is conform with the 4H-SiC substrate showing a total thickness of about 49 nm. analysis, no significant C accumulation is detected at the interface. However, it cannot be ruled out that small amount of C (below the detection limit) is present inside the SiO2 as a consequence of the re-oxidation due to PDA.
The electrical characterization has been carried out starting with a set of temperature dependent C-V measurements, acquired on capacitors having an area of 0.0225 cm ) [18, 19, 20] . The presence of a low density of fixed charges as well as the Dit value comparable to thermal growth process, indicate that the oxide properties are ultimately determined by the annealing treatments (POA or PDA) in N2O.
The insulating properties were also monitored by I-V analysis, with I-V characteristics measured from room temperature up to 150°C in the MOS capacitor.
The I-V characteristics were analyzed using the Fowler-Nordheim formalism and the Lenzlinger- where J is the current density, Eox is the electric field across the oxide, mSiC and mox are the effective electron masses in the SiC substrate and in the insulator respectively, q is the electron charge, h is the Plank constant and ΦB is the tunnelling barrier height for electrons [21] . By the fits in the linear (Fig. 5) . It has to be emphasized that the current measurements are performed varying the gate bias (VG). However, we have considered the total electric field across the insulator, taking into account also the T-dependence of the VFB. This can be written as:
where Cox is the accumulation capacitance, tox is the oxide thickness and VFB Ideal Fowler-Nordheim Thermal POA in Ar [16] Thermal [11] Thermal [22] Deposited PDA in N 2 O(This paper) Preprint -Manuscript submitted to Materials Science in Semiconductor Processing larger than the ideal value of − 0.7meV/°C. Indeed, this discrepancy is almost negligible considering a possible error of 5% in the determination of the barrier height. By contrast, Fig. 5 shows also the
behavior taken from literature data [11, 22] for thermally grown oxides that decreases with a slope up to ten times larger than the ideal FN value. Clearly, the behavior of the temperature coefficient of the barrier height can depend on the oxide processing. In fact, Sometani et al. [11] demonstrated the occurrence of an ideal FN behavior at low temperatures, i.e., from -150°C up to room temperature. Above room temperature, the gate oxide conduction was dominated by PF emission for thermally grown oxides and then the FN barrier was not estimated [11] . On the other hand, early study from A. K. Agarwal et al. [16] reported a dT d B Φ of about − 2.56 meV/°C for a thermally grown oxide subjected to a POA in Ar. As mentioned before, this behavior has been explained with the occurrence of a PF emission [22] , likely due to the presence of C-related defects in the insulator induced during the SiO2 thermal growth.
Summary
In this paper, we have investigated the physical and temperature dependent electrical properties of SiO2/4H-SiC system in MOS capacitors, with the oxide deposited by a high temperature (800°C)
CVD process starting from a DCS precursor and subjected to PDA in N2O. The temperature dependent electrical investigation of the MOS capacitors demonstrates the good quality of the oxide, presenting low density of fixed charges, as well as a value of Dit comparable to our standard thermally grown oxides. The room temperature electron barrier height of 2.8 eV is close to the value expected for an ideal Fowler-Nordheim tunneling occurring between the SiO2/4H-SiC conduction band. Furthermore, nearly ideal Fowler-Nordheim tunneling has been proved looking at the temperature coefficient of the electron barrier height ( dT d B Φ ), which resulted noticeably improved with respect to thermally grown oxides.
